Your cart is empty.

Cart
Lists
Public lists Latest
Your lists Log in to create your own lists

Log in to your account
Your cookies
Search history

Search the catalog by:

Search the catalog by keyword

Advanced search
Authority search
Tag cloud
Contact

Log in to your account

Card number: Password:

Home
ISBD view for Phase-Locked Loop Sythesizer Simulation

Normal view MARC view ISBD view

Phase-Locked Loop Sythesizer Simulation

Giovanni Bianchi

Phase-Locked Loop Sythesizer Simulation - 1st ed. - McGraw-Hill

Subjects--Topical Terms:
Computer Science

Phase-Locked Loop Sythesizer Simulation

APA

Giovanni Bianchi, .Phase-Locked Loop Sythesizer Simulation. : McGraw-Hill.

Chicago

Giovanni Bianchi, .Phase-Locked Loop Sythesizer Simulation. : McGraw-Hill.

Harvard

Giovanni Bianchi, .Phase-Locked Loop Sythesizer Simulation. : McGraw-Hill.

MLA

Giovanni Bianchi, .: McGraw-Hill. .

Place hold
Print
Cite
Add to your cart (remove)
Send to device
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Exporting to Dublin Core...

Simple DC-RDF

OAI-DC

SRW-DC

ADUST Library

Atish Dipankar University of Science & Technology (ADUST) fosters future‑ready graduates through quality education and impactful research. The Library supports teaching, learning, and innovation with curated resources, digital services, and a learner‑centric environment.

Important Links

OPAC Home
User Login
About Library
Library Resources
Library Services
Library Rules

Contact

Sector# 15, Uttara
Dhaka-1230, Bangladesh
library@adust.edu.bd

© Atish Dipankar University of Science & Technology (ADUST) Library. All rights reserved.

Implemented by Sothik IT